Experimental phase diagram of zero-bias conductance peaks in superconductor/semiconductor nanowire devices - LAAS - Laboratoire d'Analyse et d'Architecture des Systèmes Accéder directement au contenu
Article Dans Une Revue Science Advances Année : 2017

Experimental phase diagram of zero-bias conductance peaks in superconductor/semiconductor nanowire devices

Résumé

Topological superconductivity is an exotic state of matter characterized by spinless p-wave Cooper pairing of electrons and by Majorana zero modes at the edges. The first signature of topological superconductivity is a robust zero-bias peak in tunneling conductance. We perform tunneling experiments on semiconductor nanowires (InSb) coupled to superconductors (NbTiN) and establish the zero-bias peak phase in the space of gate voltage and external magnetic field. Our findings are consistent with calculations for a finite-length topological nanowire and provide means for Majorana manipulation as required for braiding and topological quantum bits.
Fichier principal
Vignette du fichier
e1701476.full.pdf (1.61 Mo) Télécharger le fichier
Origine Fichiers éditeurs autorisés sur une archive ouverte
Loading...

Dates et versions

hal-01712993 , version 1 (25-06-2019)

Identifiants

Citer

Jun Chen, Peng Yu, John Stenger, Moïra Hocevar, Diana Car, et al.. Experimental phase diagram of zero-bias conductance peaks in superconductor/semiconductor nanowire devices. Science Advances , 2017, 3 (9), pp.1701476. ⟨10.1126/sciadv.1701476⟩. ⟨hal-01712993⟩
87 Consultations
43 Téléchargements

Altmetric

Partager

Gmail Mastodon Facebook X LinkedIn More