

# Logic Gates Based on 3D Vertical Junctionless Gate-All-Around Transistors with Reliable Multilevel Contact Engineering

Abhishek Kumar, Jonas Müller, Sylvain Pelloquin, Aurélie Lecestre, Guilhem Larrieu

### ▶ To cite this version:

Abhishek Kumar, Jonas Müller, Sylvain Pelloquin, Aurélie Lecestre, Guilhem Larrieu. Logic Gates Based on 3D Vertical Junctionless Gate-All-Around Transistors with Reliable Multilevel Contact Engineering. Nano Letters, 2024, 24 (26), pp.7825-7832. 10.1021/acs.nanolett.3c04180. hal-03600982

## HAL Id: hal-03600982 https://laas.hal.science/hal-03600982v1

Submitted on 9 Jul 2024

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Letter

# Logic Gates Based on 3D Vertical Junctionless Gate-All-Around Transistors with Reliable Multilevel Contact Engineering

Abhishek Kumar, Jonas Müller, Sylvain Pelloquin, Aurélie Lecestre, and Guilhem Larrieu\*



Cite This: Nano Lett. 2024, 24, 7825-7832




ACCESS I

Metrics & More

Article Recommendations

Supporting Information

ABSTRACT: Vertical gate-all-around (V-GAA) represents the ultimate configuration in the forthcoming transistor industry, but it still encounters challenges in the semiconductor community. This paper introduces, for the first time, a dual-input logic gate circuit achieved using 3D vertical transistors with nanoscale sub-20-nm GAA, employing a novel technique for creating contacts and patterning metallic lines at the bottom level without the conventional lift-off process. This involves a two-step oxidation process: patterning the first field oxide to form bottom metal lines and then creating the gate oxide layer on nanowires (NWs), followed by selective removal from the top and bottom of the nanostructures. VGAA-NW transistors, fabricated using the lift-off-free approach, exhibit improved yield and reduced access resistance, leading to an enhanced drive current while maintaining good immunity against short-channel effects. Finally, elementary two-input logic



gates within a single cell, using VNW transistors, demonstrate novel possibilities in advanced logic circuitry design and routing options in 3D.

KEYWORDS: nanoelectronics, vertical transport transistor, nanowire, scaled gate-all-around, logic gates, 3D device

he semiconductor industry is witnessing a significant transition toward planar vertically stacked gate-all-around (GAA) nanosheet transistors, marking the pinnacle of fin-fieldeffect-transistor (FinFET) evolution, particularly evident for the 2 nm technology node. 1,2 Stacking multiple nanosheets offers enhanced current transport capabilities compared to similarly sized FinFETs.3 Moreover, GAA-based approaches effectively tackle short-channel effects. 4,5 Notwithstanding their design flexibility, GAA nanosheets and GAA silicon nanowires (NWs) adhere to a planar layout for gate length  $(L_g)$  and source/drain contact area, limiting overall circuit design possibilities. Nonetheless, these limitations can be mitigated through the vertical integration of gate-all-around nanowires (VGAA-NWs), offering several key advantages in processing and circuit design. Vertical gate length definition enables extension without altering the surface footprint, allowing for relaxed nanowire diameter while maintaining effective shortchannel control.<sup>7-10</sup> Scaling down the device enhances gate controllability, reduces power dissipation, and facilitates seamless integration into higher-density arrays. 11,12 To advance vertical designs using nanowires, achieving low-resistance contacts on both ends independently is crucial. This is essential for realizing future nanowire-based digital circuitry devices, enabling fabrication of intricate structures integrating multiple devices into logic cells, which is essential for data processing, arithmetic operations, and information storage. Although VGAA-NWs show great potential for high-performance devices as has been highlighted by simulation <sup>13–15</sup> and

experimental demonstrations, 16-18 the majority of device demonstrations lack symmetrical bottom and top contacts, limiting integration capabilities. The challenge lies in contact fabrication, where conventional methods (such as lift-off patterning) suffer from degraded contact quality, especially in multilayer processes, where the top and bottom contacts of vertical nanowires are fabricated in sequence. Hence, previous VGAA-FET fabrications have omitted bottom contacts on the sample substrate to simplify the process.<sup>7,11,12,19,20</sup> A novel approach is needed for source and drain contact fabrication to avoid asymmetrical contacts negatively impacting device performance. In this Letter, we present a large-scale microelectronics process for manufacturing GAA vertical silicon nanowire MOSFETs, introducing a novel lift-off-free method for creating symmetrical top and bottom contacts for nanowires. This method significantly reduces contact resistance and enhances the device yield. Employing an etchback technique<sup>21,22</sup> for structuring all metal layers in the entire fabrication process, we demonstrate optimized fabrication of ptype VNW-FETs with sub-20-nm gate length. We provide a

Received: October 31, 2023 Revised: June 5, 2024 Accepted: June 5, 2024 Published: June 17, 2024








Figure 1. Schematic 3D illustration and tilted SEM image for every step of the fabrication flow for VGAAFET using etchback contact patterning without classical lift-off processes, which involves depositing a metal layer through an organic resist matrix to obtain a metallic pattern, frequently used in small-scale academic fabrications: I. Vertical Si NW array obtained by top-down fabrication. SEM image displays cleaned nanowires. II. Wet oxidation, lithography, and sacrificial oxide etching with shrinkage of the NWs. III. Gate oxide formation and S/D etchback. IV. Silicided source/drain contact formation. V. First dielectric (SiOx) spacer formation. VI. Metal gate deposition and etchback structuration using a commercial Cr wet-etchant solution (TechniEtch Cr01 from MicroChemicals). VII. Top dielectric (SiOx) spacer formation. VIII. Milling and deposition of an aluminum via and extrinsic contact pads (S/D/G), followed by annealing.

detailed discussion of their electrical performance, showcasing an important milestone in fully vertical technology: the integration of elementary two-input logic gates (NOR and NAND) within a single cell, underscoring the robustness of this technology.

In contrast to prior research studies, <sup>8,10</sup> we propose a novel approach for the concurrent production of bottom and source contacts on vertical nanowires without metal patterning by a lift-off approach. We utilize a two-step oxidation process, first patterning the first field oxide to create the bottom metal lines, followed by local oxide removal to establish the gate oxide layer on the nanowires, and then selectively removing it from the top and bottom of the nanowires. Instead of using the conventional lift-off process for metal deposition, we adopt the etchback technique commonly used in industrial semi-conductor fabrication to deposit a full metal layer on the

entire sample. This ensures perfect contact between the conductor and the nanowires. The sample is annealed to form metal-silicide contacts only on the oxide-free top and bottom contacts, preventing the reaction of the metal layer with the oxide. The remaining unreacted metal is selectively removed through chemical wet etching, leaving silicided contacts behind. The technique enables the creation of nanometerscale contacts using industrial µm-patterning techniques and can be applied to other metal layer depositions, such as the gate layer or additional contacts, using conventional lithographic masks. The remaining undesired metal layer can be stripped without leaving any traces or defects. Even if the presented demonstration is performed on a silicon nanowire channel, the process route can be directly applicable to other semiconducting materials as such high-mobility SiGe nanowires<sup>23</sup> and III-V materials, like GaAs and GaSb.<sup>24,25</sup>




Figure 2. (a) Schematic aerial view of a vertical FET device implemented on a dense nanowire array with extrinsic access connecting different levels. (b) TEM cross-section of the nanowire array in tilted view. A single nanowire, framed in (b), has been analyzed by EDX (c), and the magnified TEM image (d) has been colorized with false colors to show the different layers of the device: the gate surrounding each nanowire, symmetrical silicided S/D (PtSi) contacts, and 80-nm-thick low-k dielectric spacers separating the S/D contacts from the gate. Detailed views of source and drain regions are respectively shown in (e) and (f). The EDX map in (c) has been recorded over a short acquisition period to limit image drift, thus exhibiting artificial Cr signals in the PtSi layers.

The complete fabrication process of such a vertical FET device is illustrated in Figure 1. Initially, vertical silicon NWs are formed using a top-down approach, where circular nanopillars are patterned in negative-tone resist (hydrogen silesquioxane, HSQ) through electron beam lithography. However, their final dimensions are obtained in two steps. First, the patterns are transferred through anisotropic reactive ion etching (Figure 1-I) onto the p-type Si substrate, achieving a desired nanowire height of around 200 nm. The diameters of the nanopillars are designed to be large enough to obtain final nanowire dimensions after a sacrificial wet oxidation step performed at 850 °C (Figure 1-II), simultaneously removing etching-induced defects. Therefore, a lithography step defines the bottom contact area containing the nanowire arrays and protects the rest of the substrate. Subsequently, when the wafer is chemically etched with buffered oxide etchant (BOE), the nanowires are also shrunk down to smaller diameters (down to 16 nm) and the substrate on the "bottom contact" is revealed. Next, a 4-nm-thick gate oxide (SiO<sub>2</sub>) is grown by thermal dry oxidation at 725 °C, followed by a precisely controlled anisotropic reactive ion etching (RIE) step that removes the oxide layer at the top and bottom of the NWs without altering the gate oxide on the sidewalls (Figure 1-III). To create the top and the bottom contacts of the NWs, a 10-nm-thick platinum (Pt) layer is deposited and activated through rapid thermal annealing (RTA) at 500 °C for 3 min (Figure 1-IV). The silicidation reaction occurs only where Pt is in direct contact with clean Si, resulting in platinum silicide (PtSi) on the source (bottom) and drain (tips of NWs). Any unreacted Pt on oxidized surfaces (including NW walls) is then simply removed by chemical etching in aqua regia. A dielectric spacer is formed (Figure 1-V) using HSQ as a spin-on-glass (SOG) with a low dielectric constant (k < 3) where the thickness is adjusted by chemical etching in diluted hydrofluoric acid.<sup>26,27</sup> The metallic gate is deposited on the whole surface by evaporation, and the device gate length is finely adjusted by the deposited metal thickness (Figure 1-VI). An 18-nm-thick Cr layer is deposited to form the gate-all-around in the middle

section of the Si NW channels. The layout of the layer is defined by conventional lithography and a selective Cr etchback process. A second HSQ spacer is deposited on top of the devices to completely cover the NWs (Figure 1-VII). The spin-on-glass is thermally cured under forming gas (FGA) and etched down to the height of the silicide contacts on top of the NWs. To access the bottom PtSi and the Cr gate layer, vias are defined by lithography and plasma-etched through the spacers. Finally, a 400-nm-thick aluminum layer is deposited, filling the via holes, and patterned afterward to form the contact pads by wet Al etchback (Figure 1-VIII). Finally, the sample is annealed in an RTA process under a forming gas atmosphere of  $\rm N_2/H_2$  (96%/4%) at 200 °C for 4 min to passivate defects at both the Si–SiO<sub>2</sub> interface and at the Si–PtSi contact interface of the NWs.

After fabrication, a transmission electron microscopy analysis (Figure 2b) reveals the device's 3D composition (Figure 2a). The Cr-GAA layer encircles the NW, forming a circular shape due to the observation angle. A distinct spacing corresponding to the gate oxide layer is visible along with a homogeneous HSQ layer thickness, devoid of defects or wave effects. Characterization of a single channel using EDX and STEM microscopy (Figure 2 c and d) illustrates the Si nanowire (cyan) surrounded by the oxygen-rich SiO<sub>x</sub> spacer layer (green) and chromium GAA (red), with aluminum top contact (magenta). Detailed STEM imaging highlights the three conductive layers of the VNW-FET (source, gate, and drain contacts), showing Pt deposition penetrating the NW to form PtSi, with a deeper penetration at the bottom. Asymmetrical spacer layers are crucial to center the GAA within the Si channels.

Electrical characterizations at room temperature of such vertical NW architectures with a nominal gate length of 18 nm, 210 nm high NWs, and diameters between 16 and 34 nm are shown in Figure 3 with static characteristics ( $I_{\rm D}-V_{\rm G}$  and  $I_{\rm D}-V_{\rm D}$ ). The devices exhibit high drive currents (at  $V_{\rm DS}=-1.1~{\rm V}$ , l  $V_{\rm G}-V_{\rm t}$ l = 1 V, normalized by the number and the diameter of NWs) of 70, 477, and 665  $\mu{\rm A}/\mu{\rm m}$  when the NW diameters are

**Nano Letters** pubs.acs.org/NanoLett Letter

Common parameters:

#### $L_g = 18 \text{ nm}$ $H_{NW} = 210 \text{ nm}$ $T_{ox} = 4 \text{ nm}$ $N_d = 3.5*10^{19} \text{ cm}^{-3}$ $V_{DS} = -0.1 V \& -1.1 V$ $V_{GS} = 0 \text{ to - 1.6 V in - 0.2 V step}$ a) 120 150 Drain current I<sub>D</sub> (μΑ/μm) Drain current 1<sub>D</sub> (μΑ/μm) **10**<sup>-4</sup> 120 **10**<sup>-6</sup> 90 10<sup>-8</sup> $I_{on@Vd-0.6 V}$ ~ 70 $\mu$ A/ $\mu$ m $V_{G}$ 60 SS ~ 74 mV/dec 60 16nm **10**<sup>-10</sup> DIBL ~ 10 mV/V 30 10<sup>-12</sup> 30 $V_{th (VDS - 0.1V)} \sim - 0.1V$ 10<sup>-14</sup> 0.5 0 0 -1.5 -1.0 -0.5 0.0 -1.0 -0.8 -0.6 -0.4 -0.2 0.0 Drain voltage V<sub>D</sub> (V) Gate voltage V<sub>G</sub> (V) ) NW δ NM Drain current I<sub>D</sub> (μΑ/μm) b) 720 800 Drain current 1<sub>D</sub> (μΑ/μm) **10**<sup>-4</sup> 540 600 **10**<sup>-6</sup> $I_{\text{on@Vd -0.6 V}}$ ~ 477 $\mu$ A/ $\mu$ m **10**<sup>-8</sup> SS ~ 87 mV/dec DIBL ~ 160 mV/V 200 $V_{th (VDS - 0.1V)} \sim -0.015 V$ 10<sup>-12</sup> 0 Drain current 1<sub>D</sub> (μΑ/μm) 2 (μΑ/μm) -0.6 -1.5 -1.0 -0.5 0.0 -0.8 -0.4 -0.2 Gate voltage V<sub>G</sub> (V)

Drain voltage V<sub>D</sub> (V)

Figure 3. Transfer and output characteristics of a junctionless GAA p-type MOSFET on a Si VNW with a diameter of (a) 16 nm, (b) 27 nm, and (c) 34 nm performed with a Cascade prober and parametric analyzer "Agilent 4156C". The drain current over the gate voltage  $(I_D - V_G)$  is plotted in both linear (blue) and logarithmic scale (red) for different drain voltages, as well as the drain current over the drain voltage  $(I_D - V_D)$  for varying gate bias.

1200

900

600

300

0

-0.8

-0.6

Drain voltage V<sub>D</sub> (V)

-0.4

Drain current 1<sub>D</sub> (μΑ/μm)

10<sup>-2</sup>

**10**<sup>-4</sup>

**10**<sup>-6</sup>

**10**<sup>-8</sup>

10<sup>-10</sup>

10<sup>-12</sup>

10<sup>-14</sup>

16, 27, and 34 nm, respectively. With the increasing NW diameter, the strength of the gate control on the channel is decreasing, as described by the  $I_{\rm on}/I_{\rm off}$  ratio: while 16 and 27 nm NW-diameter transistors show good gate control with ratios on the order of  $10^6$  (at  $V_{\rm DS} = -0.1$  V), the electrostatic control of the gate degrades quickly for NW diameters larger than 30 nm, and the device cannot be turned off at zero gate bias. Another observable change for smaller NWs is the shift of the threshold voltage  $(V_{th})$  at the onset of the linear regime of the  $I_D$ - $V_G$  plots. In junctionless nanotransistors, the threshold voltage is determined by the extent of the depletion region, rather than by the formation of accumulation or inversion layers. 28 The threshold voltage can be regarded as the gate bias level at which bulk conduction initiates. This criterion is met when there exists a specific point within the channel's center that remains undepleted,<sup>29</sup> and this point varies depending on the device's nanowire diameter.

-1.5

-1.0

-0.5

Gate voltage V<sub>G</sub> (V)

c)

To contextualize our device characteristics, we reference the projected properties for n-type lateral GAA 3D devices in the International Roadmap for Devices and Systems.<sup>30</sup> Our device, featuring a 27 nm NW diameter and an 18 nm gate length, achieves an  $I_D$  of 390  $\mu A/\mu m$  with  $I_{off} = 11$  pA/ $\mu m$  and  $V_D =$ -0.6 V, aligning closely with projections for lateral GAA 3D devices with a 12 nm gate length in the 2031 generation, which anticipate an  $I_{\rm D}$  of 459  $\mu{\rm A}/\mu{\rm m}$  at  $I_{\rm off}$  = 100 pA/ $\mu{\rm m}$  and  $V_{\rm D}$  = 0.6 V. Despite p-type devices typically underperforming n-type counterparts, our results demonstrate comparable perform-

 $I_{\text{on@Vd-0.6 V}}$ ~ 665  $\mu$ A/ $\mu$ m SS ~ 120 mV/dec

DIBL ~ 400 mV/V

 $V_{th (VDS - 0.1V)} \sim 0.1 V$ 

The proposed GAA devices are expected to exhibit strong immunity to short channel effects (SCEs) thanks to their gateall-around configuration, effectively depleting the doped channel at zero bias. The quality of gate control under applied gate bias can be assessed through the subthreshold slope (SS) and drain-induced barrier lowering (DIBL), as depicted in Figure 4a. DIBL is defined as the change in threshold voltage  $(V_{\rm G})$  when the drain voltage increases from  $-0.1~{
m V}$  to  $-1.1~{
m V}$ , while the SS represents the slope in the linear regime on a logarithmic scale. For instance, our device with a 16 nm NW

Nano Letters pubs.acs.org/NanoLett Letter




Figure 4. Subthreshold swing (SS) and DIBL (a) and transconductance  $G_{\rm m}$  (b) as a function of the NW diameter. (c) Comparison of ON resistance ( $R_{\rm ON}$ ) as a function of the NW diameter for the lift-off-free source/drain approach (this work) versus the lift-off technique used in previous work (calculated from ref 10). Scalability of the VT-FETs was represented as  $I_{\rm ON}$  as a function of the number of NWs used (d).

diameter demonstrates a normally off state at zero bias, featuring nearly ideal subthreshold characteristics (SS  $\sim 74$  mV/dec and DIBL  $\sim 10$  mV/V). As the NW diameter increases, both SS and DIBL values escalate due to electrostatic control degradation during normally off operation. However, we observe that SS values can be maintained close to the theoretical limit (SS $_{th} \sim 60$  mV/dec) for VNW-GAA devices with highly doped substrates when the nanowire diameter is 27 mm or less

Furthermore, the increase in the drain current with  $V_{\rm GS}$  and the device amplification amount can be characterized through transconductance ( $G_{\rm m}$ ). In a FET, it is defined by the following relation:

$$G_{\rm m} = dI_{\rm D}/dV_{\rm GS}|V_{\rm DS} = \text{const}$$
 (1)

Figure 4b presents the transconductance for various NW diameters using eq 1, revealing a nonlinear trend. Initially, the transconductance rises as the NW diameter increases, primarily due to the heightened drive current associated with larger NW diameters. This increase in the drive current is attributed to the reduced access resistance resulting from a highly doped channel. However, as the diameters exceed 34 nm, electrostatic control diminishes, consequently reducing the device's  $I_{\rm on}/I_{\rm off}$  ratio. Consequently, we observe a notable change in the transconductance slope, reaching its peak at an NW diameter of approximately 34 nm before declining beyond this point.

To evaluate the improvements resulting from our lift-off-free etchback process, we conducted an ON resistance extraction for various diameters, as presented in Figure 4c. These measurements were then compared to data obtained from similar structures created using traditional lift-off methods (indicated as blue squares). The findings clearly demonstrate that the etchback technique significantly reduces device resistance ( $R_{\rm ON}$  is estimated at  $500 \pm 40~\Omega/\mu m$  for diameters ranging from 20 to 45 nm), emphasizing the pivotal role of contact quality. The substantial reduction in  $R_{\rm ON}$  (for example, 26% of reduction for 27 nm NW diameter) can be attributed to the decrease in access resistance achieved through the new lift-off-free approach, as the channel configuration (and the associated channel resistance) remains similar in both architectures.

In our fabrication process, both the electrical performance and the available footprint are notably influenced by the quantity and diameter of the nanowires employed. We measured the drive current  $(I_{\rm ON})$  at  $V_{\rm DS}=-0.6$  V  $(V_{\rm GS}-V_{\rm Th}=-1~{\rm V})$  across nanowires spanning diameters from 17 to 34 nm, as illustrated in Figure 4d. As anticipated, the drive current increases with larger nanowire diameters and with a greater number of nanowires at a consistent diameter. Intriguingly, a robust linear correlation between the drive current and the number of nanowires is observed, highlighting the ease with which electrical characteristics can be tailored by adjusting the number of nanowires. This relationship




Figure 5. Electrical diagram (a), 3D representation (b), and SEM top view before contact formation (c) of a passive NOR fabricated with two VNW-FETs connected by the bottom contacts. A/B inputs and  $\overline{A+B}$  output are shown in (d) for 3 cycles and emphasized in (e), and the truth table is visible in (f). Electrical diagram (g), 3D representation (h), and SEM top view before contact formation (i) of an active NAND fabricated with three VNW-FETs connected by the bottom contacts. A/B inputs and  $\overline{AB}$  output are shown in (j) and emphasized in (k), and the truth table is visible in (l).

demonstrates the reliability and reproducibility of our devices as each nanowire in an array behaves like an individual transistor connected in parallel to the others. Furthermore, this indicates that our lift-off-free process yields uniformly accessible contacts.

Demonstrating the operational principles of logic gates with advanced devices is of paramount importance, as it showcases the practical application of cutting-edge technology in digital circuits. These demonstrations validate the feasibility of integrating these advanced devices into real-world computing systems, paving the way for more efficient and powerful electronics. p-Type VNW-FETs are integrated into a "pull-up network" (PUN) that links the logic gate output to the positive supply voltage. Additionally, a resistor is placed between the

Nano Letters pubs.acs.org/NanoLett Letter

configuration ensures that when the desired output is in a high state, the PUN activates, allowing the current to flow from the positive supply to the output. Figure 5 illustrates the first implementation of a passive NOR logic gate constructed on a p-type substrate. This system comprises two VNW-FETs connected in series, with each of them composed of a 25-NW array and with each nanowire having a diameter of 24 nm. The gates, featuring 18-nm-length Cr, are linked to inputs A and B, and top contacts are employed to adjust the load resistance and monitor the output, as outlined in the electrical diagram and depicted in the 3D representation. Pulses of 0.5 s are alternately applied to inputs A and B using a Tektronix AFG3102 to replicate the truth table of a p-NOR gate (as shown in Figure 5f). It is important to note that the system operates in a negative logic configuration, where logic "0" corresponds to -1 V and logic "1" to 0 V. The voltage  $V_D$  is provided through a load resistance R<sub>L</sub> and measured with an Agilent DSOX3034A oscilloscope, featuring an  $R_o$  of 1 M $\Omega$ impedance.  $V_{\rm D}$  is then adjusted to achieve a minimum  $V_{\rm Y}$  of  $-1~{\rm V}\left(V_{\rm Ymin}=\frac{R_{\rm o}\times V_{\rm D}}{R_{\rm o}+R_{\rm L}}\right)\!.$  The results depicted in Figure 5d and e were acquired by using a load resistance of 1 M $\Omega$ . The median values for  $V_{\rm Y}$  being "0" and "1" are measured at approximately -1.022 and -0.040 V, respectively, resulting in an almost ideal logic response.  $\frac{|V_{Y="1"}-V_{Y="0"}|}{|V_{Ymin}|}$  of 98.2%.

logic gate output and the negative supply voltage. This

A second demonstration involved even more complex systems, testing a functional active NAND gate, as presented in Figure 5g, h, and i. This device comprises three VNW-FETs with a common bottom contact, responding to the truth table depicted in Figure 5l (lower right). The V-FETs are  $5 \times 5$  arrays of 24-nm-diameter NWs in a p-doped Si substrate. A/B inputs are polarized with alternating 0.5 s and -1 V pulses, such that an "ON" state can only be detected in the output when both A and B are in the "OFF" state. The gate voltage of the load transistor ( $V_{\text{G-load}} = -2 \text{ V}$ ) was adjusted to achieve the optimal signal, where the  $\frac{|V_{\text{Y=-1}^{-}} - V_{\text{Y=-0}^{-}}|}{|V_{\text{Ymin}}|}$  is 94.5%, as shown in Figure 5j.

This demonstration reveals the feasibility of dual-input logic gates using 3D vertical nanowire transistors, opening up new possibilities for advanced logic circuit design. In particular, signal routing within the device capitalizes on the diverse metallic planes distributed vertically, offering versatile routing options. This leads to shorter connection tracks between individual transistors and enables the creation of denser, highperformance logic devices.<sup>31</sup> An initial indication of the benefit in terms of surface area can be obtained by comparing the vertical 3D integration of the passive NOR gate presented in Figure 5 with the equivalent small circuit realized using planar technology, as shown in the Supporting Information in Figure S1. In comparison, vertical integration leads to an approximate footprint reduction of more than 50%. This is in line with other studies,<sup>32</sup> which show that compared to planar 7 nm FinFET technology, VNWFET-based complementary inverters achieve a 48% reduction in lateral dimensions and an even more substantial 84% reduction when considering only the active part of the layout.

In conclusion, this letter introduces a dual-input logic gate circuit (passive NOR and active NAND) achieved using 3D vertical transistors with nanoscale GAA. To achieve this, we propose a large-scale process for manufacturing Si VNW

MOSFETs with an 18-nm-thick nanoscale GAA, based on a novel technique for creating contacts and patterning metallic lines at the bottom level without the conventional lift-off process. It involves a two-step oxidation process: first, patterning the first field oxide to form bottom metal lines and then locally removing the oxide to establish the gate oxide layer on nanowires, followed by selective removal from the top and bottom of the nanowires. VGAA-NW-FETs, fabricated using the lift-off-free approach, exhibit an improved yield and reduced access resistance. We observed an enhanced drive current for larger NW diameters and excellent immunity against short channel effects in nanowires with diameters below 34 nm, making them suitable for high-density applications as compared to the international roadmap predictions. While larger NWs experience a degradation of electrostatic control and  $I_{\rm on}/I_{\rm off}$ , their substantial increase in drive current makes them interesting for high-power applications. This breakthrough in constructing dual-input logic gates with 3D vertical transistors opens the door to advanced logic circuitry design, leveraging the full potential of the device's 3D configuration.

### ASSOCIATED CONTENT

### **Supporting Information**

The Supporting Information is available free of charge at https://pubs.acs.org/doi/10.1021/acs.nanolett.3c04180.

Planar vs vertical configuration: cell area comparison of NOR logic gates (PDF)

#### AUTHOR INFORMATION

### **Corresponding Author**

Guilhem Larrieu — LAAS-CNRS, Université de Toulouse, CNRS, 31031 Toulouse, France; ⊕ orcid.org/0000-0001-5157-2277; Email: guilhem.larrieu@laas.fr

#### Authors

Abhishek Kumar – LAAS-CNRS, Université de Toulouse, CNRS, 31031 Toulouse, France

Jonas Müller – LAAS-CNRS, Université de Toulouse, CNRS, 31031 Toulouse, France; orcid.org/0000-0002-8703-0872

Sylvain Pelloquin – LAAS-CNRS, Université de Toulouse, CNRS, 31031 Toulouse, France; oorcid.org/0000-0001-5963-2852

Aurélie Lecestre – LAAS-CNRS, Université de Toulouse, CNRS, 31031 Toulouse, France

Complete contact information is available at: https://pubs.acs.org/10.1021/acs.nanolett.3c04180

#### Notes

The authors declare no competing financial interest.

#### ACKNOWLEDGMENTS

This work was supported by the project FVLLMONTI funded by the European Union's Horizon 2020 research and innovation program under grant agreement No. 101016776, by LEGO project (Grant ANR-18-CE24-0005-01), and by the LAAS-CNRS micro and nanotechnologies platform, a member of the Renatech French national network. The authors thank Prof. Ian O'Connor from INL for the discussions on the logic gate results.

Nano Letters pubs.acs.org/NanoLett Letter

#### REFERENCES

- (1) Ye, P. D.; Ernst, T.; Khare, M. V. IEEE Spectrum. The Nanosheet Transistor Is the Next (and Maybe Last) Step in Moore's Law. https://spectrum.ieee.org/the-nanosheet-transistor-is-the-next-and-maybe-last-step-in-moores-law (accessed 2024–05–30).
- (2) Cao, W.; Bu, H.; Vinet, M.; Cao, M.; Takagi, S.; Hwang, S.; Ghani, T.; Banerjee, K. The future transistors. *Nature* **2023**, *620*, 501–515.
- (3) Loubet, N.; Hook, T.; Montanini, P.; Yeung, C.-W.; Kanakasabapathy, S.; Guillom, M.; et al. Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET. *Symposium on VLSI Technology* **2017**, 2017, T230—T231.
- (4) Bangsaruntip, S.; Cohen, G. M.; Majumdar, A.; Zhang, Y.; Engelmann, S. U.; Fuller, N. C. M.; et al. High performance and highly uniform gate-all-around silicon nanowire MOSFETs with wire size dependent scaling. *IEEE International Electron Devices Meeting* (*IEDM*) 2009, 2009, 1–4.
- (5) Lee, Y.; Park, G.-H.; Choi, B.; Yoon, J.; Kim, H.-J.; Kim, D. H.; et al. Design study of the gate-all-around silicon nanosheet MOSFETs. *Semicond. Sci. Technol.* **2020**, *35* (3), No. 03LT01.
- (6) Radamson, H. H.; Zhu, H.; Wu, Z.; He, X.; Lin, H.; Liu, J.; et al. State of the art and future perspectives in advanced CMOS technology. *Nanomaterials* **2020**, *10* (8), 1555.
- (7) Kwong, D.-L.; Li, X.; Sun, Y.; Ramanathan, G.; Chen, Z. X.; Wong, S. M.; et al. Vertical Silicon Nanowire Platform for Low Power Electronics and Clean Energy Applications. *Journal of Nanotechnology* **2012**, 2012, No. 492121.
- (8) Larrieu, G.; Han, X.-L. Vertical nanowire array-based field effect transistors for ultimate scaling. *Nanoscale* **2013**, *5*, 2437–2441.
- (9) Yakimets, D.; Eneman, G.; Schuddinck, P.; Bao, T. H.; Bardon, M. G.; Raghavan, P.; et al. Vertical GAAFETs for the Ultimate CMOS Scaling. *IEEE Trans. Electron Devices* **2015**, 62 (5), 1433–1439.
- (10) Guerfi, Y.; Larrieu, G. Vertical Silicon Nanowire Field Effect Transistors with Nanoscale Gate-All-Around. *Nanoscale Res. Lett.* **2016**, *11*, 210.
- (11) Veloso, A.; Cho, M. J.; Simoen, E.; Hellings, G.; Matagne, P.; Collaert, N.; et al. Gate-All-Around Nanowire FETs vs. Triple-Gate FinFETs: On Gate Integrity and Device Characteristics. *ECS Trans.* **2016**, 72 (2), 85.
- (12) Veloso, A.; Parvais, B.; Matagne, P.; Simoen, E.; Huynh-Bao, T.; Paraschiv, V.; et al. Junctionless gate-all-around lateral and vertical nanowire FETs with simplified processing for advanced logic and analog/RF applications and scaled SRAM cells. 2016 IEEE Symposium on VLSI Technology 2016, 1–2.
- (13) Moroz, V.; Smith, L.; Huang, J.; Choi, M.; Ma, T.; Liu, J.; et al. Modeling and Optimization of Group IV and III-V FinFETs and Nano-Wires. 2014 IEEE International Electron Devices Meeting 2014, 7.4.1–7.4.4.
- (14) Mukherjee, C.; Poittevin, A.; O'Connor, I.; Larrieu, G.; Maneux, C. Compact modeling of 3D vertical junctionless gate-all-around silicon nanowire transistors. *Solid-State Electron.* **2021**, *183* (9), No. 108125.
- (15) Zhang, Y.; Han, K.; Li, J. A simulation study of a gate-all-around nanowire transistor with a core—insulator. *Micromachines* **2020**, *11* (2), 223.
- (16) Tomioka, K.; Yoshimura, M.; Fukui, T. A III–V nanowire channel on silicon for high-performance vertical transistors. *Nature* **2012**, 488, 182–192.
- (17) Doornbos, G.; Holland, M.; Vellianitis, G.; Van Dal, M. J. H.; Duriez, B.; Oxland, R.; et al. High-performance InAs gate-all-around nanowire MOSFETs on 300 mm Si substrates. *IEEE Journal of the Electron Devices Society* **2016**, *4* (5), 253–259.
- (18) Kilpi, O. P.; Hellenbrand, M.; Svensson, J.; Persson, A. R.; Wallenberg, R.; Lind, E.; et al. High-Performance Vertical III-V Nanowire MOSFETs on Si With gm > 3 mS/ $\mu$ m. IEEE Electron Device Lett. 2020, 41 (8), 1161–1164.
- (19) Rosaz, G.; Salem, B.; Pauc, N.; Potié, A.; Gentile, P.; Baron, T. Vertically integrated silicon-germanium nanowire field-effect transistor. *Appl. Phys. Lett.* **2011**, *99* (19), No. 193107.

- (20) Yin, X.; Zhang, Y.; Zhu, H.; Wang, G. L.; Li, J. J.; Du, A. Y.; et al. Vertical Sandwich Gate-All-Around Field-Effect Transistors With Self-Aligned High-k Metal Gates and Small Effective-Gate-Length Variation. *IEEE Electron Device Lett.* **2020**, *41* (1), 8–11.
- (21) Armacost, M.; Hoh, P. D.; Wise, R.; Yan, W.; Brown, J. J.; Keller, J. H.; et al. Plasma-etching processes for ULSI semiconductor circuits. *IBM J. Res. Dev.* **1999**, 43 (1.2), 39–72.
- (22) SCREEN Semiconductor Solutions Co., Ltd. Semiconductor manufacturing processes. https://www.screen.co.jp/spe/en/process (accessed 2024–05–30).
- (23) Müller, J.; Lecestre, A.; Demoulin, R.; Cristiano, F.; Hartmann, J.-M.; Larrieu, G. Engineering of dense arrays of Vertical Si1-xGex nanostructures. *Nanotechnology* **2023**, *34* (10), No. 105303.
- (24) Lecestre, A.; Martin, M.; Cristiano, F.; Baron, T.; Larrieu, G. Large-Scale Monolithic Fabrication of III-V Vertical Nanowires on a Standard Si(100) Microelectronic Substrate. *ACS Omega* **2022**, *7* (7), 5836–5843.
- (25) Mallet, N.; Müller, J.; Pezard, J.; Cristiano, F.; Makarem, R.; Fazzini, P. F.; et al. Metallic Nanoalloys on Vertical GaAs Nanowires: Growth Mechanisms and Shape Control of Ni-GaAs Compounds. ACS Appl. Mater. Interfaces 2024, 16 (2), 2449–2456.
- (26) Memišević, E.; Lind, E.; Wernersson, L.-E. Thin electron beam defined hydrogen silsesquioxane spacers for vertical nanowiretransistors. *J. Vac. Sci. Technol. B* **2014**, 32 (5), No. 051211.
- (27) Guerfi, Y.; Doucet, J. B.; Larrieu, G. Thin-dielectric-layer engineering for 3D nanostructure integration using an innovative planarization approach. *Nanotechnology* **2015**, *26* (42), No. 425302.
- (28) Colinge, J.-P.; Colinge, C. A. Physics of Semiconductor Devices, 1st ed.; Springer-Verlag: New York, 2005.
- (29) Trevisoli, R. D.; Doria, R. T.; de Souza, M.; Pavanello, M. A. Threshold voltage in junctionless nanowire transistors. *Semicond. Sci. Technol.* **2011**, 26 (10), No. 105009.
- (30) IEEE IRDS. International Roadmap for Devices and Systems 2020 Update More Moore. https://irds.ieee.org/images/files/pdf/2020/2020IRDS MM.pdf (accessed 2024–05–30).
- (31) Mannaa, S.; Poittevin, A.; Marchand, C.; Deleruyelle, D.; Deveautour, B.; Bosio, A.; et al. 3D Logic circuit design oriented electrothermal modeling of vertical junctionless nanowire FETs. *IEEE Journal on Exploratory Solid-State Computational Devices and Circuits* **2023**, 9 (2), 116–123.
- (32) Mukherjee, C.; Deng, M.; Marc, F.; Maneux, C.; Poittevin, A.; O'Connor, I.; et al. 3D Logic Cells Design and Results Based on Vertical NWFET Technology Including Tied Compact Model. 2020 IFIP/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC), 2020, DOI: 10.1109/VLSI-SOC46417.2020.9344094.