



**HAL**  
open science

# Investigation of Frequency Models to predict Dynamic Behavior of ESD Protection Networks

Fabrice Caignet, François Ruffat, Alexandre Boyer, Guillaume Mejeceze,  
Fabien Escudié, Frédéric Puybaret

► **To cite this version:**

Fabrice Caignet, François Ruffat, Alexandre Boyer, Guillaume Mejeceze, Fabien Escudié, et al.. Investigation of Frequency Models to predict Dynamic Behavior of ESD Protection Networks. IEEE Transactions on Electromagnetic Compatibility, 2022, 64 (6), pp.1890-1898. hal-04870383

**HAL Id: hal-04870383**

**<https://laas.hal.science/hal-04870383v1>**

Submitted on 7 Jan 2025

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# Investigation of Frequency Models to predict Dynamic Behavior of ESD Protection Networks

Fabrice Caignet<sup>1</sup>, François Ruffat<sup>1</sup> Alexandre Boyer<sup>1</sup>, Guillaume Mejecaze<sup>2</sup>, Fabien Escudie<sup>2</sup>, Frédéric Puybaret<sup>2</sup>

**Abstract**— With the shrinking dimension of technologies and safety requirements, Electrostatic Discharge (ESD) protections play a more and more important role. Consequently, the prediction of the transient behavior's protection network is becoming difficult for system level designers in order to guarantee systems safety. A model reproducing the turn-on behavior is needed to obtain a precise simulation's protection strategy network, especially during the protection triggering. In this paper, we propose a complete measurement and computation setup to access to an equivalent frequency model of devices under strong pulse injections for a rapid model construction. Details of the measurement and data computation to obtain a frequency model using Transmission Line Pulse (TLP) generator combined with Time Domain Reflectometry (TDR) measurement will be provided. To validate our proposed frequency model, a comparison between measurements and simulations is first performed on passive and linear components, then on two protection devices (TVS). A simulation on a protection network, at board level, will show that the combination of the frequency models could be done to predict its response to ESD pulse with an acceptable precision, without the tedious step of component modeling.

**Index Terms**— System Level ESD, Transmission Line Pulse (TLP), ESD protection device models, S parameters

## I. INTRODUCTION

EMBEDDED systems are using more and more computations and high-frequency communications. All these electronics products are constituted by complex Integrated Circuits (IC) that assume most of the system's functionalities. Those electronics have to survive harsh environments that induce Fast Electrical Transient (EFT) like Electrostatic Discharge (ESD). As a result, numerous standards exist to reproduce most of the common stresses that electronic systems have to survive into their environment like the very well-known IEC 61000-4-2 also called gun stress [1]. System designers must consider security requirements to ensure that systems survive any stress that occurs and they also must predict the robustness against system level ESD up to some kV as defined by [2].

This work focuses on systems defined as Printed Circuit Board (PCB), on which network protections are developed to

ensure that all the system functionalities will survive to ESD stresses. The most sensitive device is the IC that integrates dedicated on-chip ESD protections. But these protections are not always sufficient to protect ICs against strong system level stresses. As a result, additional protections are added on the PCB such as passive components (R, L or C). PCB lines can also be used to introduce propagation effects, or even external protections such as Transient Voltage Suppressor (TVS).

Building simulation models to predict robustness to system level ESD is not an easy task [2]. Models should be elaborated for each elements of the protection network, including models for all the components (diodes, TVS, snapback devices) that are non-linear elements.

The key measurement system to build models of ESD protections is the Transmission Line Pulse (TLP) generator [3,4]. Many studies have proposed quasi-static models based on TLP measurements [5,6]. A piecewise linear I(V) curve is extracted and used into simulation. These models are able to reproduce the system behavior in most cases as presented in papers [7,8,9,10,11,12,13,14,15]. All these publications show how behavioral models, based on quasi-static characterization, can give good results if they are combined with parasitic elements of PCB and ICs.

But in some cases, this approach is not sufficient because the turn-on behavior of the protection is not reproduced. This could lead to simulation in which the initial over-voltage is not predicted correctly. There is nowadays an increased demand to develop dynamic ESD models that consider the protections dynamic behavior.

One of the most related problem is to develop models with a sufficient accuracy considering the dynamic behavior, such as the protection device's triggering behavior to obtain a good estimation of the over-voltages [16],[17],[18],[19],[20]. Papers generally propose SPICE-like models to address this issue. However, these SPICE models could be difficult to build and implement because they could generate convergence issues. Moreover, we need dedicated parameters extracted from measurements with high frequency bandwidth (up to few GHz) and high-power injection (in the order of some kV and tens of Amps). A conventional measurement technique to characterize protection devices without damaging the devices, is the TLP.

This work is a collaboration work between the laboratory of Architecture, and Analysis of Systems ( Laboratoire d'Architecture et d'Analyse des Systèmes – LAAS) and the defense laboratory of France, Commission to Atom energy (Commission à l'Energie Atomique – CEA)

Fabrice Caignet, François Ruffat, Alexandre Boyer : LAAS-CNRS - 7 avenue Colonel Roche 31031Toulouse cedex 4. France. (e-mail: fcaignet@laas.fr).

Guillaume Mejecaze<sup>2</sup>, Fabien Escudie<sup>2</sup>, Frédéric Puybaret<sup>2</sup> -France CEA, DAM, CEA-Gramat F-46500 Gramat, France

Summited 28 may 2022 to special issue/section on "Electrostatic Discharge and Immunity – From IN to system"

Using this generator, some authors have proposed dynamic models for protection devices [17],[18],[19],[20],[21]. The model extraction is based on measurements using both voltage and current probes, which are frequency limited. In this paper, we propose a direct measurement model, called black-box model. It can be used both in time and frequency domains based on the response of the Device Under Test (DUT) to a strong pulse injection. The method is based on the TLP generator use, to reach high power injection combined with Time Domain Reflectometry (TDR) (Fig. 1), as introduced in [17]. Here, a different measurement and calibration set-up is presented. The proposed set-up uses only one voltage probe and no current probe, which may introduce bandwidth limitation as suggested in [23,24]. From our proposal measurement system, called TLP-based TDR measurements, an equivalent S parameter model is obtained assuming a Linear Time-Invariance (LTI) condition. This assumption has been addressed in paper [24] for protection devices. In this previous paper, the obtained model bandwidth was 200 MHz. We propose now an improvement of the method providing valid models up to 1 GHz.

The whole setup as well as the dedicated calibration process to obtain the frequency model is presented in Section II. In Section III, the method is validated on linear devices. Frequency models are extracted and are used to launch transient simulations. S11 parameters obtained with our TLP-based TDR method are compared with VNA measurements under low-level injections first. For higher level pulse injections, simulations are performed in time-domain using the S11 obtained with the proposed method, and compared to the measured transient waveforms to validate the relevance of the extracted models. In Section IV, frequency models of two non-linear devices like TVS are built. Time-domain simulations using our frequency model are performed showing a good agreement with time-domain measurement. In Section V, a conventional PCB-mounted network used to protect devices, composed of TVS followed by a CRC network, is investigated. The main goal is to verify if valid transient simulation can be achieved with frequency models. Finally, Section VI is dedicated to the conclusion and presents some perspectives for better prediction results.

## II. PRINCIPLES OF MODEL EXTRACTION METHOD - MEASUREMENTS AND PROCESSING

### A. TLP-based TDR measurement method.




Fig. 1. Principle of the TLP-based TDR measurement method

The aim of this method is to obtain a frequency model of a two-terminal protection device (e.g. a filtering capacitor, TVS), based on the measurement of the reflection coefficient of a load impedance through a TDR method [10].

The TDR method principle, illustrated in Fig 1, is based on the injection of a forward voltage  $V_i$ , which is reflected as  $V_r$ , by the terminal load impedance  $Z_{DUT}$ . The measurements of  $V_i$  and  $V_r$  allow to compute the transient impedance, where  $Z_0$  is the characteristic impedance of the cable that drives  $V_i$ . (1) gives the reflection coefficient,  $\Gamma(x_{DUT}, t)$  at a distance  $x_{DUT}$  from the measurement. From this equation,  $Z_{DUT}$  is extracted.

$$\Gamma(x_{DUT}, t) = \frac{z_{DUT}(t) - Z_0}{z_{DUT}(t) + Z_0} = \frac{V_r(x_{DUT}, t)}{V_i(x_{DUT}, t)} \quad (1)$$

The pulse is generated by a TLP generator. A Pick-off Tee (PoT), linked to an oscilloscope, is used to measure the voltage. The distance  $x=0$  is defined at the measurement point. All the lines between the different elements are  $50\Omega$  matched. Forward and reflected voltages overlap, as reported in Fig. 2, with the example on an unmatched load. The measured voltage  $V_m$  at a given distance  $x$  is constructed from the reflection coefficient  $\Gamma(x,t)$  according to (2).

$$V_m(x, t) = V_i(x, t) + V_r(x, t) \quad (2)$$

The time delay,  $2x_{DUT}/v$ , between  $V_r$  and  $V_i$  is related to the distance of the measurement point  $x_{DUT}$  between DUT and PoT and the velocity of the cable,  $v$ . This delay leads to a complex transient waveform for an unmatched load as shown in Fig. 2. In this paper, all the measurement to get the models are performed using 100 ps TLP rise time. The propagation velocity is around 5 ns/meters. The PoT is placed at a minimum distance of 3 cm from the DUT. In such condition, the overlap is limited.




Fig. 2. Example of TDR waveform for an unmatched load

Having  $V_m$ ,  $V_i$  and  $V_r$  must be separated to compute the reflection coefficient. The TDR gives either the transient reflected coefficient or impedance of the DUT. The spectra of  $V_i$  and  $V_r$  are computed from a Fourier transform, in order to obtain the reflection coefficient, or S parameter, in frequency domain (3).

$$S_{11}(x_{DUT}, f) = \frac{Z_{DUT}(f) - Z_0}{Z_{DUT}(f) + Z_0} = \frac{V_r(x_{DUT}, f)}{V_i(x_{DUT}, f)} \quad (3)$$

A calibration method is needed to extract  $V_i$ , regardless the connected load, to take into account all the elements of the setup (TLP, cables, PoT, oscilloscope). The distance  $x_{DUT}$  should be extracted precisely to separate  $V_i$  and  $V_r$ . To get  $x_{DUT}$ , a pre-calibration on a  $50\Omega$  load and on an open or a short load is needed. Computation is performed using autocorrelation function. Moreover, some mismatch impedance could appear depending on the elements between the PoT and the DUT, and some corrections should be provided. A matched load  $Z_0$  is used instead of  $Z_{DUT}$  to cancel  $V_r$  and ensure that  $V_m = V_i$ . Setup

parameters and charge voltage level of the TLP are identical to those used to measure  $V_m$  on  $Z_{DUT}$ . As shown in (2),  $V_i$  and  $V_r$  are separated, to obtain an impedance measurement.

### B. Calibration method

The calibration aims at de-embedding the S parameter measured at the PoT level (4) to move the calibration plane at the DUT (3) input. This calibration process also compensates all the imperfections and error sources (e.g. imperfect TLP output matching, cable and PoT attenuation, ...). This method is detailed in [11].

$$\begin{cases} V_{PoT} = V_i(0, f) + V_r(0, f) \\ S_{PoT}(0, f) = \frac{V_r(0, f)}{V_i(0, f)} \end{cases} \quad (4)$$

$$S_{11} = \frac{S_{PoT} - e_{00}}{\Delta e - e_{11} S_{PoT}} \quad (5)$$

$$\Delta e = e_{10} e_{01} - e_{00} e_{11} \quad (6)$$

$S_{11}$  is seen through a quadrupole error. It can be extracted from  $S_{PoT}$  through (5) and (6). The terms  $e_{xx}$  are the elements of an error coefficient matrix  $[E]$ , which are extracted by a series of three measurements on three reference loads. The error coefficient matrix  $[E]$  is computed by solving (7).

$$[S] = [M][E] \quad (7)$$

Where  $[S]$  (8) contains the S parameters obtained by TLP-based TDR measurement done at the PoT. Measurements on 50  $\Omega$ , open and short, are performed at high voltage using TLP.  $[M]$  is the matrix shown in (10).

$$[S] = \begin{pmatrix} S_{PoT\ 50\Omega} \\ S_{PoT\ open} \\ S_{PoT\ short} \end{pmatrix} \quad (8)$$

$$[E] = \begin{pmatrix} \Delta e \\ e_{00} \\ e_{11} \end{pmatrix} \quad (9)$$

$$[M] = \begin{pmatrix} S_{VNA\ 50\Omega} & 1 & S_{PoT\ 50\Omega} S_{VNA\ 50\Omega} \\ S_{VNA\ open} & 1 & S_{PoT\ open} S_{VNA\ open} \\ S_{VNA\ short} & 1 & S_{PoT\ short} S_{VNA\ short} \end{pmatrix} \quad (10)$$

Some differences could exist between the calibration if the setup uses a VNA at low level injection and calibration uses TLP at high level of injection.  $[M]$  is obtained using VNA measurement of the setup to compensate the effect of high pulse injection of TLP.

### C. Model extraction method algorithm

The mathematical computation presented above was implemented in Matlab software. The principle is described in Fig. 3. This algorithm has two types of input data. The first type consists in error coefficients, as computed in the previous part. The second type is a series of two voltage measurements performed at high level injection: one on a matched load (to extract  $V_i$ ), and the other on the DUT load ( $Z_{DUT}$ ). The output is the S parameters of the load, eventually converted in impedance  $Z_{DUT}$ , given as a Touchstone, S1p file, which can be

directly imported as a black-box model in an electrical simulator such as ADS.




Fig. 3. Flow diagram of the model extraction method

## III. VALIDATION OF THE PROPOSED APPROACH ON PASSIVE LINEAR LOADS

### A. Experimental set-up

To validate the method, the impedance of several passive loads is measured, which specifications are listed in Table I. Components are mounted on a PCB at around 1 cm from a SMA connector used for the injection. The characteristic impedances of the PCB lines are 50  $\Omega$ . Distance between the PoT and the DUT through cable, connectors and PCB is approximately 5 cm. The setup is the one provided by HPPI to perform I(V) characteristics of protection devices. The setup could be any commercial VF-TLP (Very Fast TLP) measurement systems as it works in the same amplitude range. References of the materials are listed in Table II. The duration of the pulse generated by the TLP is 100 ns and the rise time is equal to 100 ps, which is the faster rise time available with this TLP generator. Having faster rise time would get access to models with higher frequency range (using a 100 ps rise time could permit to have equivalent to 3.5 GHz bandwidth). In the proposed applications, results are presented up to 1 GHz. For linear passive components, the impedance is also measured by a VNA in order to get a reference impedance.

TABLE I. TESTED COMPONENT SPECIFICATIONS

Component	Reference	Specification
Resistor 2R	Yageo RC0805FR-072RL	2 $\Omega$ , 0.125 W
Resistor 470R	TE Connectivity CRG0805F470R	470 $\Omega$ , 0.125 W
COG capacitor	Vishay VJ0805A102JXBAT	1 nF, $V_{max} = 100$ V
TVS1	Nexperia PESD5V0L1BA 115	$V_r = 7$ V $P_{max} = 500$ W $R_{on} = 0.35$ $\Omega$
TVS2	ST Microelectronics SM6T68CA	68 V 600 W $R_{on} = 0.49$ $\Omega$

TABLE II. MATERIAL SPECIFICATIONS

Material	Reference	Specification
TLP	HPPI TLP8010C	$V_{max} = 4$ kV $I_{max} = 80$ A $t_r = 100$ ps Adapter 50 $\Omega$
PoT	HPPI - PT-45A	$Z_{PoT} = 2.2$ k $\Omega$ Attenuation factor : 45 BW = 18 GHz

Oscilloscope	Tektronix DPO71254C	100 GS/s BW=12 GHz
--------------	------------------------	--------------------

In a first step, all the components were tested to determine their breakdown voltage. The limit is set so as to have a perfect linear regime and prevent any drift of characteristics due to an accelerated aging [25].

### B. Impedance extraction Results

#### 1) 2 $\Omega$ & 470 $\Omega$ load

To validate the method getting the impedance  $Z(f)$  from TLP measurement, two resistances are tested first: 2  $\Omega$  and 470  $\Omega$ . The 2  $\Omega$  resistance is typical of an activated ESD protection impedance. The 470  $\Omega$  resistance behaves as a non-activated or beginning-activated protection showing a high impedance. For both devices, S parameter are extracted using the TLP-based TDR at 100 V injection.




Fig. 4: Comparison of the impedance obtained by TLP-based method and VNA for 2  $\Omega$ , 470  $\Omega$  load and calibration on 50  $\Omega$  load

Fig. 4 reports the module of the computed impedances  $Z(f)$  of both resistors compared to their measurement using VNA. The figure also includes the calibration on a 50  $\Omega$  load from VNA and obtained at different pulse injections (100 V, 800 V & 2 kV) using the TLP-based TDR method. It can be noticed that whatever the pulse injection, the calibration load result fits perfectly with the VNA measurement. The extracted impedances 2  $\Omega$  and 470  $\Omega$ , fit well with VNA measurement up to 1 GHz. In low frequency, TLP-based TDR gives the exact value of the 470  $\Omega$  resistance. A small difference is observed for the 2  $\Omega$ . The TLP-based TDR provides a value of 1.8  $\Omega$ . From 100 MHz to 1 GHz, some moderate noise appears but similar behavior is measured with both methods. A part of this noise is due to computation approximations and noise on the transient measurement. Above 1 GHz, more noise appears and the result is not presented. For this study, we assume that a bandwidth of 1 GHz (approximately 300 ps rise time) is enough to reproduce a transient event due to system level ESD. As system level stresses (according to the IEC 61000-4-2), exhibit rise time of 700 ps, the 300 ps equivalent rise time is sufficient to characterize the response of the device.

#### 2) COG dielectric capacitance

COG dielectric is an extremely stable capacitor, leading to a linear behavior. Its properties do not vary with voltage. As well as for the previous resistive loads, TLP-based TDR (100 V injection, 100 ps rise time) measurements is compared to VNA measurement and reported in Fig. 5. The module of the extracted impedance fits very well with the VNA measurement. Between 1 MHz and 1 GHz, the gap is under 1%. The resonance peak is also well reproduced. We can extract with both measurement methods the Equivalent Serial Resistance (ESR) around 40 m $\Omega$  and the same Equivalent Serial inductance (ESL) which is about 7.1 nH. In this case, the DUT is composed of one capacitor and a short length of PCB trace explaining the large ESL.




Fig. 5. Comparison between VNA and TLP-based TDR measurements on the 1 nF COG capacitor

The measurements of both resistors and the COG capacitor validate that TLP measurement with 100 ps rise time can provide the impedance of devices under strong pulse injection up to 1 GHz with a good accuracy. Some noise could appear around 1 GHz compared to VNA measurement. We have to assume that the extraction of the impedance is performed in one single pulse, and we can see the limits of such method compared to VNA. But this method allows to get access to frequency parameters even in high pulse injection regime without destroying the device.

#### C. Validation of the simulated transient behavior

A second step of validation is to compare transient measurements and simulations issued from the component model extracted from TLP-based TDR. The simulations are made with Advanced Design System (ADS) software. For the previous linear devices, simulations are computed using S parameter from TLP-based TDR measurement and from VNA measurement. These measurements are loaded in a « S1P » box. The frequency range of the S parameter is 1 MHz to 1.2 GHz. The TLP generator electrical model is provided by the TLP manufacturer (HPPI) and has been validated through comparison with measurement on calibration loads. The schematic simulation including the TLP, the PoT and the load under test is described in Fig. 6.

In Fig. 7, the measurement of the voltage under 100 V pulse across the 470  $\Omega$  resistor is compared with the simulations based on the models extracted either with TLP-based TDR or VNA.




Fig. 6. Electrical diagram simulation into ADS software.




Fig. 7. Transient measurement vs simulations using VNA and TLP-based TDR models for 470  $\Omega$  load

The measured and simulated voltages in steady-state regime are identical. During the transient regime, the first part of the rising transition is modeled correctly. The gap in the transient part is 3% for both TLP-based and VNA extracted models. We cannot see the difference between the results given by the VNA and TLP-based TDR models. The small step at 50 V is equal to  $V_i$  and its duration is due to the time delay introduced by the connector and the short PCB trace. The simulated step is a little bit long due to a longer cable between DUT and PoT introduced into the simulation. The estimated overshoot with both models is in excellent agreement with the measured one. The influence of the noise observed in the measurement of the impedance in the frequency domain,  $Z(f)$ , does not affect the transient simulation result.

The second case study concerns the COG capacitor. The measured and simulated transient waveforms are shown in Fig. 8. A good match appears between the measurement and the simulation results obtained from TLP-based TDR and VNA extracted models. In this case, a small difference exists between TLP-based TDR and VNA models. The maximum gap between the measured and simulated waveforms is 11%. The measurement of the TLP-based TDR measurement enables to simulate the transient response of linear load under a high voltage pulse with an acceptable accuracy.




Fig. 8. Transient measurement vs simulation for COG capacitor load

#### IV. CHARACTERIZATION AND MODELLING OF NON-LINEAR PASSIVE LOAD

In this part, a passive non-linear load (i.e. its behavior changes with the applied voltage) is characterized with the TLP-based TDR in order to extract a model for the transient simulation. The two TVS, which characteristics are given in Table II, are used as case studies. In this part, the relevance of the linear assumption is tested. Because of its non-linear behavior the VNA measurement cannot be used as a reference. To have a first understanding of its behavior, the study will focus on the TVS1 which quasi-static  $I(V)$  curve is reported in Fig 9.




Fig. 9. Quasi-static  $I(V)$  curve of the TVS1

Below the triggering voltage  $V_{th} = 7.5$  V, the protection is not activated, leading to a very high impedance (Open). Above  $V_{th}$ , the protection is activated and its equivalent dynamic resistance  $R_{on}$  is 0.35  $\Omega$ . Three TLP-based TDR computed impedances of the TVS1 are given in Fig. 10, corresponding to the points A, B, C reported in Fig. 9:

- A at 5 V injection, below  $V_{th}$
- B at 10 V injection just at the triggering voltage of the protection  $V_{th}$
- C at 80 V when the protection is fully activated.




Fig. 10. Measured impedance of the TVS1 for different pulse voltages

As shown in Fig 10, the three impedance curves are different. For pulse voltage less than  $V_{th}$ , TDR@5V, the measurement shows that the TVS has a capacitive behavior, with an equivalent capacitance of 63 pF. It is consistent with the value of 70 pF given by the datasheet. For pulse amplitude close to  $V_{th}$ , TDR@10V, the low frequency exhibits a resistance around 180  $\Omega$ . The evolution of the impedance for frequency higher than 10 MHz shows a complex behavior. B, the operating point, obtained for 10 V injection, is given at 7.6 V with 0.05 A. The equivalent quasi-static resistance is equal to 152  $\Omega$ , resulting in a difference of 16%. The most complex and non-linear behavior is obtained around the triggering point. For 80 V injection, following the same way of thinking, the operation point (C) is at 7.8 V for 1.4 A. It leads to an equivalent quasi-static resistance of 5.6  $\Omega$ ,  $R@80$  V, which fits with the value of 5.3  $\Omega$  obtained with our TLP-based TDR measurement. At high frequency ( $> 700$  MHz), the impedance is dominated by the TVS parasitic inductance. We can expect that the TVS initial transient response will be dominated by this parasitic inductance.




Fig. 11. Quasi-static I(V) curve of the TVS2.

The same study is performed for TVS2. Fig. 11 reports its quasi-static I(V) response. As for TVS 1, we focus on the three similar

operating points. Fig. 12 reports the impedance obtained for the three levels of TLP injection: 10 V, 100 V and 2 kV. This TVS triggers at 68 V, with a higher level of robustness. The behavior is similar to the one observed with TVS1. It can be noticed that the effect of the parasitic inductance appears above 200 MHz. This corresponds to the characteristics of this TVS which has to withstand a larger power and is mounted within a bigger packaging. When this protection has triggered (at 100 V and 2 kV), some noise is observed at low frequency. This noise is related to the limit of the LTI assumption. The acquisition of the waveform is done during some hundreds of nanoseconds and the pulse duration is 100 ns. At the rising edge, the protection triggers, exhibiting the turn-on behavior. At the falling edge of the pulse, the protection is already turned-on and the behavior is different. In such case, the algorithm to get the S parameters from the transient measurement is limited, and noise is generated. This is the main limitation of the LTI approximation: it generates noise mainly in low frequency domain. The main question is how these obtained models are able to reproduce the transient behavior in time domain.




Fig. 12. Measured impedance of the TVS2 for different pulse voltages




Fig. 13. Transient measurement vs simulation of TVS for 5 V TLP pulse

### A. Comparison measurement vs simulation of the transient behavior

The first step consists in simulating the behavior of the TVS below the triggering voltage. Fig. 13 shows the comparison between the measurements and simulations using the TLP-based TDR extracted models for TVS1 and TVS2, at 5 V and 10 V respectively. The rise time has been set at 300 ps while the models have been extracted with a TLP rise time of 100 ps. The simulated transient responses are similar to the measured curves. The quasi-static level is exact at more or less 1%. The charge time is reproduced correctly. This excellent fit is expected, as both devices operate in quasi-linear regime

Figs. 14 and 15 show the comparison between measurement and simulation of the transient response for TVS1 at 80 V and TVS2 at 2 kV TLP injection respectively. Both results show a very good fit between measurement and simulation. The quasi-static level merges with the measurement. The simulated and measured initial transient responses are similar. In spite of the linear LTI assumption used to extract the TVS models, the dynamic responses of the transient trigger of the TVS are correctly predicted, especially the magnitude of the initial overshoot.




Fig. 14. Transient measurement vs simulation of TVS for 80 V TLP pulse




Fig. 15. Transient measurement vs simulation of TVS2 for 2 KV TLP pulse

### B. Simulation on a protection network.

The validity of the frequency models extracted, based on the TLP-based TDR method, is evaluated through a more complex network with a CRC structure and a TVS, as reported in Fig 16. Starting from the input of the PCB, the network is composed of TVS1, followed by a CRC structure made of 1 nF C0G capacitors and a 2  $\Omega$  resistance. The previous frequency models are used in ADS simulator to estimate the resulting overshoot at the end of the network ( $x_{end}$ ). The measurement can only be performed outside the PCB ( $x_0$ ). We also take attention to the overshoot at the TVS1 diode ( $x_{TVS}$ ). Measurement results at  $x_0$  and the simulations performed at  $x_0$ ,  $x_{TVS}$  and  $x_{End}$  are reported in Fig. 17 with 80 V TLP injection.




Fig. 16. Schematic and picture of the CRC+TVS network




Fig. 17. Transient measurement and simulation of the TVS+CRC network.

At  $x_0$ , the simulation over-estimates the measurement by 14%, but the error is not so important, as this first peak is mainly related to the delay line between measurement and DUT. The model accuracy can be improved by a more precise model of the PCB. The validation at  $x_0$ , where measurement can be done, allows to extrapolate the waveforms at  $x_{TVS}$  and  $x_{End}$ . Values are reported in Fig. 17. The first over-voltage peaks are estimated at 9 V at the TVS and 3.7 V at the end of the network. The measurement shows some oscillations between 2 ns and 10 ns, not visible in the simulation results. After 15 ns, a small difference appears during the charge of the network which is not explained at this time. Some possible reason could be related to the low frequency noise we have on the measurement of the TVS, due to the LTI approximation.

### C. HMM response of a CRC plus TVS network.

To finalize the study, a Human Metal Model (HMM) [27], [28] stress is injected on the previous protection network. The HMM pulse has the same waveform than the one defined by IEC 61000-4-2, but the stress is directly applied to the input pin



of the board, and the return ground is directly connected to the ground of the PCB. In our study, the HMM generator from HPPI is used, which output is a  $50 \Omega$  matched. To validate our HMM model in the simulator, a preliminary comparison between measurement and simulation has been performed on a  $50 \Omega$  resistor. We decided not to report this simulation but the first peak is well reproduced with a relative error of 10 % on the second peak.




Fig. 18. Transient measurement and simulation of a 80 V HMM pulse TVS1+CRC network.

Fig. 18 reports the simulation results while an HMM stress of 80 V is injected into the TVS1+CRC network. The observations are similar to the TLP injection case. The first peak is over-estimated of nearly 10 %. But an estimation of the peak at the TVS and at the end of network can be obtained to predict the effectiveness of this protection network.

## V. CONCLUSION

This paper has presented a TLP-based TDR method to facilitate the ESD protection device model construction, in order to simulate their transient response to high voltage fast pulses. The proposed model is based on S-parameter black-box macromodels that can be directly imported in SPICE simulator, without any tedious and time-consuming model fitting phase. The setup and algorithm to compute the frequency models are presented and validated on several passive linear loads (resistors and capacitors). Transient simulations are performed to verify that the transient behavior can be predicted using such models.

Although the proposed method relies on the LTI assumption, validation case studies on two different TVS confirm that the transient response of such a non-linear device can be simulated with a good precision, up to 2 kV TLP (40 A). In the paper, we focus on 100 V and 2 kV, TLP, which have an equivalent current injection of 10 kV IEC Gun stress, to clearly show the range permitted by the system. But there is no restriction for injection level between these two values. For higher injection level, more caution should be taken to protect the materials measurement. Regarding the simulation results using the S-parameter black box, the first nanoseconds, which are crucial to predict the overvoltage of protection devices, are

well reproduced. Related to the limit of the LTI assumption, quasi-static level exhibits some variations on the simulation. The noise observed in low frequency introduces a little oscillation in the quasi-static regime. Some improvement in the model extraction algorithm is certainly required to compensate this effect. Nevertheless, this technique was developed to get access to the first nanoseconds of the protections triggering and this was perfectly done. Quasi-static level can be easily simulated with conventional models.

Using frequency simulation, a protection network model was developed. This case demonstrates that frequency model could be used on a simple manner to estimate its effectiveness to protect sensitive devices. Measurement and simulations were compared at measurement point with good agreement. As a result, the proposed frequency model extracted using TLP setup is useful to perform prediction under system level ESD conditions. This model has the advantage to be easily built, as a black box model. Its use requires to take attention to the energy. One model remains valid for a given pulse energy.

## REFERENCES

- [1] "IEC 61000-4-2:1995, Electromagnetic compatibility (EMC), Part 4-2 : Testing and measurement techniques, Electrostatic discharge immunity test," 1995.
- [2] White Paper 3, System Level ESD, Part 1, Industry Concil ESD Target Levels, 2011
- [3] ANSI/ESD STM5.5.1, ESD Association Standard, "Test Method for Electrostatic Discharge (ESD) Sensitivity Testing - Transmission Line Pulse (TLP) - Component Level" ANSI/ESD STM5.5.1-2016.
- [4] H. Hyatt, J. Harris, A. Alonzo, and P. Bellew, "TLP measurements for verification of ESD protection device response," IEEE Trans. Electron. Packag. Manuf., 2001
- [5] N. Monnereau, F. Caignet, D. Trémouilles, N. Nolhier, and M. Bafleur, "Building-up of system level ESD modeling: Impact of a decoupling capacitance on ESD propagation," Microelectron. Reliab., 2013.
- [6] N. Monnereau, F. Caignet, D. Trémouilles, N. Nolhier, and M. Bafleur, "A system-level electrostatic-discharge-protection modeling methodology for time-domain analysis," IEEE Trans. Electromagn. Compat., 2013.
- [7] N. Monnereau, F. Caignet, N. Nolhier, D. Tremouilles, and M. Bafleur, "Investigating the probability of susceptibility failure within ESD system level consideration," Electr. Overstress/Electrostatic Disch. Symp. (EOS/ESD), 2011 33rd, 2010.
- [8] P. Besse et al., "ESD system level characterization and modeling methods applied to a LIN transceiver," EOS/ESD Symp. Proc., 2011.
- [9] S. Giraldo, C. Salaméro, and F. Caignet, "Impact of the Power Supply on the ESD System Level Robustness," no. 1, pp. 137–144, 2010.
- [10] J. Laine, A. Salles, P. Besse, and A. Delmas, "Impact of snapback behavior on System level ESD performance with single and double stack of Bipolar ESD structures," Electr. Overstress / Electrostatic Disch. Symp. Proc. 2012, pp. 1–5, 2012.
- [11] S. Isofuku and M. Honda, "System Failures due to an Induced ESD within the System," Electr. Overstress / Electrostatic Disch. Symp. Proc. 2012, pp. 1–6, 2012.
- [12] R. Mertens, H. Kunz, A. Salman, G. Boselli, and E. Rosenbaum, "A flexible simulation model for system level ESD stresses with application to ESD design and troubleshooting," Electr. Overstress/Electrostatic Disch. Symp. Proc., no. 1, pp. 2–7, 2012.
- [13] S. Bertonnaud, C. Duvvury, and A. Jahanzeb, "IEC system level ESD challenges and effective protection strategy for USB2 interface," Electr. Overstress/Electrostatic Disch. Symp. Proc., no. 1, pp. 1–8, 2012.
- [14] A. Gallerano et al., "A Design Strategy for 8 kV / contact 15 kV / air gap IEC 61000-4-2 Robustness Without on Board Suppressors," no. 2, 2012.

&gt;

Manuscript ID TEMC-283-2022

- [15] A. A. Salman, F. Farbiz, A. Concannon, H. Edwards, and G. Boselli, "Mutual ballasting: A novel technique for improved inductive system level IEC ESD stress performance for automotive applications," *Electr. Overstress/Electrostatic Disch. Symp. Proc.*, 2013.
- [16] M. P. J. Mergens, M. T. Mayerhofer, J. A. Willems, and M. Stecher, "ESD protection considerations in advanced high-voltage technologies for automotive," in *Electrical Overstress/Electrostatic Discharge Symposium Proceedings*, 2006.
- [17] F. Escudié, F. Caignet, N. Nollhier, and M. Bafleur, "From quasi-static to transient system level ESD simulation: Extraction of turn-on elements," *Electr. Overstress/Electrostatic Disch. Symp. Proc.*, vol. 2016-October, no. 1, 2016.
- [18] G. Notermans, H.-M. Ritter, S. Holland, ; D. Pogany, "Dynamic Voltage Overshoot During Triggering of an SCR-Type ESD Protection", *IEEE Transactions on Device and Materials Reliability*, Vol 19, I 4, pp 583-590, Dec 2019.
- [19] L. Shen, S. Marathe, J. Meiguni, G. Luo, J. Zhou and D. Pommerenke, "TVS Devices Transient Behavior Modeling Framework and Application to SEED," 2019 41st Annual EOS/ESD Symposium (EOS/ESD), pp. 1-10.
- [20] Jianchi Zhou, et al., "Race conditions among protection devices for a high speed I/O interface", 2020 42nd Annual EOS/ESD Symposium (EOS/ESD)
- [21] J. S. Meiguni et al., "Transient Analysis of ESD Protection Circuits for High-Speed ICs," in *IEEE Transactions on Electromagnetic Compatibility*, vol. 63, no. 5, pp. 1312-1321, Oct. 2021.
- [22] J. S. Meiguni et al., "Transient Analysis of ESD Protection Circuits for High-Speed ICs," in *IEEE Transactions on Electromagnetic Compatibility*, vol. 63, no. 5, pp. 1312-1321, Oct. 2021
- [23] R. Gillon, M. Vanden Bossche, F. Verbeyst, "The application of large-signal calibration technique yields unprecedented insight during TLP and ESD testing", 2009 31<sup>st</sup> EOS/ESD Symposium, 2009, pp 1-7.
- [24] F. Escudié, F. Caignet, N. Nollhier, A. Boyer, "Frequency Based Method Investigation to Extract an ESD Protection Dynamic SPICE Model From TLP Measurement", *IEEE Transactions on Electromagnetic Compatibility*, Early Access, pp. 1-11, October 4th 2021, 10.1109/TEMC.2021.3106770
- [25] F. Ruffat, F. Caignet, A. Boyer, F. Escudié, G. Mejezaze, F. Puybaret, "New Measurement Method to Investigate Service Life of Protection Networks exposed to ESD", 33rd European Symposium on Reliability of Electron Devices, Failure Physics and Analysis, ESREF 2022, September 2022, special issue in *Microelectronics Reliability journal*.
- [26] H. Fellner-Feldegg, « Measurement of dielectrics in the time domain », *J. Phys. Chem.*, vol. 73, no 3, p. 616-623, mars 1969, doi: 10.1021/j100723a023.
- [27] « Uncertainty analysis of the weighted least squares VNA calibration ». <https://ieeexplore-ieee-org-s.docadis.univ-tlse3.fr/document/1427566/> .
- [28] [CHU 03] CHUI K.M., "Simulation and measurement of ESD test for electronics devices", PhD Dissertation, 2003
- [29] ESD ASSOCIATION, "Draft Standard ESD DSP5.6-2009. Human Metal Model (HMM), Component Level of ESD Association Working Group WG 5.6", ESD Association, 2009.