Development of SiC MOSFET electrical model and experimental validation: improvement and reduction of parameter number - LAAS - Laboratoire d'Analyse et d'Architecture des Systèmes Access content directly
Conference Papers Year : 2019

Development of SiC MOSFET electrical model and experimental validation: improvement and reduction of parameter number

Abstract

In this work, a new approach for electrical modeling of Silicon Carbide (SiC) MOSFET is presented. The developed model is inspired from the Curtice model which is using a mathematic function reflecting MOSFET output characteristics. The first simulation results showed good agreement with measurements. Improvement is needed in order to increase model accuracy and to take into account the influence of the junction temperature on device characteristics.
Fichier principal
Vignette du fichier
MIXDES_2019_Chuc_Nguyen.pdf (407.27 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-03655841 , version 1 (30-04-2022)

Identifiers

  • HAL Id : hal-03655841 , version 1

Cite

Quang Nguyen, Patrick Tounsi, Jean-Pierre Fradin, Jean-Michel Reynes. Development of SiC MOSFET electrical model and experimental validation: improvement and reduction of parameter number. 26th International Conference "Mixed Design of Integrated Circuits and Systems MIXDES 2019, Lodz University of Technology Department of Microelectronics and Computer Science, Jun 2019, Rzeszów, Poland. ⟨hal-03655841⟩
27 View
80 Download

Share

Gmail Facebook X LinkedIn More