Investigation of BV dss instability in trench power MOSFET through DLTS, electrical characterization and TCAD simulations - LAAS - Laboratoire d'Analyse et d'Architecture des Systèmes Accéder directement au contenu
Communication Dans Un Congrès Année : 2023

Investigation of BV dss instability in trench power MOSFET through DLTS, electrical characterization and TCAD simulations

Résumé

In this paper, we investigated the drain to source breakdown voltage (BVdss) instability during avalanche current drain stress of Shielded Gate MOSFET (SG-MOSFET) structure and we propose a new methodology to correlate electrical results to TCAD simulations. The presence of positive charged states at the Field Plate (FP) oxide/Si interface was confirmed by Capacitance Deep Level Transient Spectroscopy (C-DLTS). Thus, it was implemented in TCAD simulations that predict the experimental behavior of two architectures. Thanks to these results, walk-in contributors were discriminated to suggest a pathway to increase device robustness with a slight Ron impact.
Fichier principal
Vignette du fichier
LETTER_ISPSD2023.pdf (659.71 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Licence : Domaine public

Dates et versions

hal-04141241 , version 1 (06-07-2023)

Identifiants

Citer

Marina Ruggeri, Patrick Calenzo, Frédéric Morancho, Lia Masoero, Rosalia Germana, et al.. Investigation of BV dss instability in trench power MOSFET through DLTS, electrical characterization and TCAD simulations. 35th International Symposium on Power Semiconductor Devices and ICs (ISPSD 2023), May 2023, Hong Kong, China. pp.36-39, ⟨10.1109/ISPSD57135.2023.10147489⟩. ⟨hal-04141241⟩
26 Consultations
92 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More